

Ramtera & LVR Overview

Layout Verification & Reporting Suite

Ramtera Design Automation

December 2025

Ramtera at a Glance

- **Company:** Ramtera Design Automation (EDA software)
- **Registered Office:** Delaware USA
- **Flagship:** LVR Layout Verification & Reporting suite
- **Focus:** DRC, LVS, ERC, Density, XOR, GUI, Docs, TCL support
- **Positioning:** High-performance, developer-friendly, scalable PV toolchain
- **Platforms:** Ubuntu, Red Hat, macOS (standalone binary)

Problem & Opportunity


- **Pain today:** Long PV runtimes, complex rule decks, heavy debug cycles
- **Gaps:** Usability, openness for customization, cost at mature nodes
- **Opportunity:** A modern, fast, transparent PV suite for digital/AMS teams
- **Ramtera Edge:** Lean footprint, strong docs, rapid iteration, customer-centric features


- **What it is:** A production-ready PV suite for *DRC/LVS/ERC/Density/XOR* with Debug GUI
- **Design Scale:** Up to 1T devices (current target)
- **Rule Decks:** SVRF-like LRF; TCL scripting; comprehensive reporting
- **Deliverables:** Executables, sample designs, rule packs, docs, support


- **Core:** C++ (Boost Polygon), multi-threaded execution
- **Geometry:** Polygon90/Polygon90Set with R-tree acceleration
- **I/O:** GDS/DEF/LEF, SPICE/Verilog conversions, GDS export
- **Scripting:** TCL integration, batch automation
- **GUI:** Qt-based debug views; markers, error browse, histograms


- **DRC:** Width/spacing, enclosure, density windows, fast-XOR, LEF/DEF checks
- **LVS:** Netlist extraction, std-cell matching, shorts/opens, schematic-vs-schematic
- **ERC:** Power/ground checks, multiple drivers, pin connectivity
- **Density:** Window-based analysis, summaries, markers
- **XOR:** Revision/stream-to-stream diffs for signoff audits
- **GUI:** Debug, Browse Markers, Report views, Histograms


- **Multicore Scaling:** Internal tests show $10+$ x speedups on multicore runs
- **Distributed Computing:** Internal DRC tests show 1 to 12 minutes for 100M polygons
- **Examples:** Up to $\tilde{11.4} \times$ on 16 cores (design-dependent)
- **Footprint:** Lean memory, fast load; designed for mature-node throughput
- **Road to 32c:** Active work on scaling























- **LVS Proven:** Sky130HD , Nangate45, SG13G2 (comprehensive rule implementation)
- **DRC Proven:** Sky130HD, Nangate45 , SG13G2 (robust rule support including density, XOR)
- **Validation:** Regression suite with open-source designs; logs and reports
- **Target Support:** Focused set of nodes with expanding coverage

- **Patents:** Multiple filings in US & India (*patent pending*)
- **Docs:** 1,000+ pages tutorials, user guide, error catalogs, examples, results
- **Compliance:** Clean-room engineering; respect for foundry/PDK NDAs
- **Licensing:** Node-agnostic architecture; per-seat annual licensing

GUI layout viewer



Figure: Screenshot of LVR Viewer/Debugger

Histograms




Figure: Screenshot of LVR Density Histogram

Error Report Browsers




Figure: Screenshot of LVR Error Report Browser

Summary Report Browsers




Figure: Screenshot of LVR Summary Report Browser

LVR Standard

- DRC, LVS, ERC, XOR, Density
- Debug GUI, TCL, Docs
- Up to 1T devices
- Multi-OS executables

Advanced / Enterprise

- Advanced: DFM, Antenna, MT optimizations, custom rules
- Enterprise: PERC, priority support, certifications
- Volume discounts, multi-year options

Pricing available on request; tailored to deployment size and support level.

Roadmap (Next 36 Months)

- Scale Distributed Multicore performance and memory optimizations for 1T polygons
- Expand rule coverage on focus nodes; add regression breadth
- Strengthen GUI flows (debug markers, ECO ops, usability polish)
- Documentation: API refs, cookbook examples, best-practice guides
- Optional: DFM/Antenna features subject to demand

Patents, Copyrights and Trademarks, Partnerships

- 4 USPTO Patents that achieve 10x speedup, complex parsing capabilities
- 5 Indian Patents that achieve highly scalable Distributed computing
- Offices maintained in New York, Delaware, Bangalore
- 5 Copyrights, 4 Trademarks
- Qualified Partner with Intel, Google, Broadcom, Amazon
- Invited Talks ICEE IEEE
- Exhibit Booths ICEE (Bangalore) VLSID (Pune) Chiplet Summit (Santa Clara) DAC (Long Beach)
- Record benchmark of 1 trillion polygon DRC in 11 hours

- **Website:** <https://www.ramtera.com>
- **Email:** sameer@ramtera.com
- **What we offer:** Fast evaluation, hands-on demos, and collaborative pilots
- **Ask:** Explore a pilot or strategic partnership to accelerate your PV flow

Thank you!